

**REMARKS**

**Allowable Subject Matter**

Applicant wishes to thank the Examiner for indicating that claims 2-8 are allowable and that claims 9-16 have been allowed.

**Claim Rejection - 35 USC 102(b)**

Claim 1 has been rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent No. 5,754,614 ("Wingen"). Applicant respectfully traverses this rejection.

Claim 1 recites that the output value converter circuit converts Gray code data from the Gray code counter "into a Gray code corresponding to a decimal count as obtained by counting with (2 raised to a particular power minus 1) counts skipped at a time."

The rejection of claim 1 generally refers to Figures 4 and 2 of Wingen and states that Wingen teaches a consecutive counter for the case "where the particular power is zero and zero counts are skipped."

Although Applicant disagrees that Wingen's Figures 4 and 2 teach the claimed invention, claim 1 has been amended to clarify that the present invention does not apply to the case where  $M=0$  such that zero counts are skipped at a time.

The rejection of claim 1 states that the Gray Code incrementer/decrementer 59 (shown in Figure 4) of Wingen teaches the claimed consecutively counting Gray code counter, and that the

translator logic circuit which transforms a Gray Code number to a binary number (shown in Figure 2) teaches the claimed output value converter circuit.

Applicant notes, however, that Wingen's logic circuit of Figure 2 is part of the Gray Code incrementer/decrementer 59 and is located at the output of the Binary incrementer/decrementer 39.

It appears that the Office Action has misinterpreted the invention of Wingen. The drawings shown in Figures 1-3 of Wingen each show components that are part of the final system in Figure 4. The Gray Code incrementer/decrementer 59 of Figure 4 is, for example, the incrementing/decrementing circuit of Figure 3. Figure 1 shows the logic circuit at the input side of the binary incrementer/decrementer 39, and Figure 2 shows the logic circuit at the output side of the binary incrementer/decrementer 39. Thus, the logic circuit shown in Figure 2 is a sub-component of the Gray Code incrementer/decrementer 59 of Figure 4. The Office Action, on the other hand, appears to interpret the logic circuit of Figure 2 as being located at the output of the Gray Code incrementer/decrementer 59 of Figure 4.

If, as alleged in the Office Action, the logic circuit of Figure 2 could be said to correspond to the claimed output value converter circuit, Applicant submits that the Binary incrementer/decrementer 39 produces a binary number, not Gray code data as in the claimed invention.

Thus, for at least the above reasons, Applicant submits that Wingen fails to teach each and every claimed element. Accordingly, Applicant requests that the rejection be reconsidered and withdrawn.


Conclusion

Should there be any outstanding matters that need to be resolved in the present application, the Examiner is respectfully requested to contact Robert W. Downs (Reg. No. 48,222) at the telephone number of the undersigned below, to conduct an interview in an effort to expedite prosecution in connection with the present application.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment or credit any overpayment to Deposit Account No. 02-2448 for any additional fees required under 37 C.F.R. §§ 1.16 or 1.17; particularly, extension of time fees.

Respectfully submitted,

BIRCH, STEWART, KOLASCH & BIRCH, LLP

By   
Charles Gorenstein, Reg. 29,271

RWD  
CG/RWD/ph  
2936-0148P

P.O. Box 747  
Falls Church, VA 22040-0747  
(703) 205-8000